FPGA implementation of a self-organized map with on-chip learning - Research - Royal Holloway, University of London

Home > Electronic Engineering home > Research > Profile > Publications > FPGA implementation of a self-organized map with on-chip learning

FPGA implementation of a self-organized map with on-chip learning. / Tisan, Alin; Oniga, István László; Gavrincea, Ciprian; Buchman, Attila.

2008.

Research output: Contribution to conference › Paper

Published

Links

http://doi.org/10.1109/OPTIM.2008.4602503

Alin Tisan
István László Oniga
Ciprian Gavrincea
Attila Buchman

Department of Electronic Engineering

Original language	Undefined/Unknown
DOIs	https://doi.org/10.1109/OPTIM.2008.4602503
Publication status	Published - 2008

This open access research output is licenced under a Creative Commons Attribution-NonCommercial-NoDerivs 3.0 Unported License.

ID: 34867018

Electronic Engineering home

Research

Profile

Royal Holloway, University of London
Egham,
Surrey,
TW20 0EX

T: +44 (0)1784 434455 T: +44 (0)1784 434455