A Study Regarding the Implementation with VHDL of a Multiple Clock Gating Scheme for Low Power RTL Design. / Tisan, Alin; Oniga, Stefan; Mic, Daniel; Gavrincea, Ciprian.

2002.

Research output: Contribution to conferencePaper

Published
Original languageUndefined/Unknown
Publication statusPublished - 2002

ID: 34867169