| Original language | Undefined/Unknown |
|---|---|
| Publication status | Published - 2002 |
A Study Regarding the Implementation with VHDL of a Multiple Clock Gating Scheme for Low Power RTL Design
Alin Tisan, Stefan Oniga, Daniel Mic, Ciprian Gavrincea
Research output: Contribution to conference › Paper › peer-review